NXP Semiconductors /MIMXRT1062 /IOMUXC /SW_MUX_CTL_PAD_GPIO_AD_B1_05

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SW_MUX_CTL_PAD_GPIO_AD_B1_05

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ALT0)MUX_MODE 0 (DISABLED)SION

SION=DISABLED, MUX_MODE=ALT0

Description

SW_MUX_CTL_PAD_GPIO_AD_B1_05 SW MUX Control Register

Fields

MUX_MODE

MUX Mode Select Field.

0 (ALT0): Select mux mode: ALT0 mux port: FLEXSPIB_DATA02 of instance: flexspi

1 (ALT1): Select mux mode: ALT1 mux port: ENET_MDIO of instance: enet

2 (ALT2): Select mux mode: ALT2 mux port: LPUART3_RTS_B of instance: lpuart3

3 (ALT3): Select mux mode: ALT3 mux port: SPDIF_OUT of instance: spdif

4 (ALT4): Select mux mode: ALT4 mux port: CSI_MCLK of instance: csi

5 (ALT5): Select mux mode: ALT5 mux port: GPIO1_IO21 of instance: gpio1

6 (ALT6): Select mux mode: ALT6 mux port: USDHC2_DATA1 of instance: usdhc2

7 (ALT7): Select mux mode: ALT7 mux port: KPP_COL05 of instance: kpp

8 (ALT8): Select mux mode: ALT8 mux port: GPT2_COMPARE1 of instance: gpt2

9 (ALT9): Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO05 of instance: flexio3

SION

Software Input On Field.

0 (DISABLED): Input Path is determined by functionality

1 (ENABLED): Force input path of pad GPIO_AD_B1_05

Links

() ()